

## United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/436,882	11/09/1999	DON A. VAN DYKE	0100.9900960	7260	
23418 7	590 04/20/2004		EXAMINER		
VEDDER PRICE KAUFMAN & KAMMHOLZ			TREAT, WILLIAM M		
222 N. LASAL	LE STREET				
CHICAGO, IL	60601		ART UNIT	PAPER NUMBER	
-			2183		
			DATE MAIL ED. 04000004		

Please find below and/or attached an Office communication concerning this application or proceeding.

•				$\Delta \Lambda$
		Application No.	Applicant(s)	-79
		09/436,882	VAN DYKE, DON A.	- 1
	Office Action Summary	Examiner	Art Unit	
<del></del>		William M. Treat	2183	
Period fo	The MAILING DATE of this communication app or Reply	ears on the cover sheet with th	e correspondence address	
THE   - External after - If the - If NC - Failu Any (	ORTENED STATUTORY PERIOD FOR REPLY MAILING DATE OF THIS COMMUNICATION. Insions of time may be available under the provisions of 37 CFR 1.13 SIX (6) MONTHS from the mailing date of this communication. period for reply specified above is less than thirty (30) days, a reply period for reply is specified above, the maximum statutory period were to reply within the set or extended period for reply will, by statute, reply received by the Office later than three months after the mailing and patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, however, may a reply by within the statutory minimum of thirty (30) will apply and will expire SIX (6) MONTHS for cause the application to become ABANDC	e timely filed  days will be considered timely.  rom the mailing date of this communication  DNED (35 U.S.C. § 133).	n.
Status				
1)🛛	Responsive to communication(s) filed on <u>05 Fe</u>	ebruary 2004.		
2a)⊠	This action is <b>FINAL</b> . 2b)☐ This	action is non-final.		
3)	Since this application is in condition for allowar	nce except for formal matters,	prosecution as to the merits is	3
	closed in accordance with the practice under E	x parte Quayle, 1935 C.D. 11,	, 453 O.G. 213.	
Dispositi	on of Claims			
4)⊠	Claim(s) <u>1-6,8-13,15,17 and 18</u> is/are pending	in the application.		
	4a) Of the above claim(s) is/are withdrav	vn from consideration.		
5)	Claim(s) is/are allowed.			
	Claim(s) <u>1-6, 8-13, 15, and 17-18</u> is/are rejecte	ed.		
	Claim(s) is/are objected to.			
8)∐	Claim(s) are subject to restriction and/or	r election requirement.		
Applicati	on Papers			
9)	The specification is objected to by the Examine	r.		
10)	The drawing(s) filed on is/are: a)☐ acce	epted or b) objected to by the	e Examiner.	
	Applicant may not request that any objection to the o	drawing(s) be held in abeyance.	See 37 CFR 1.85(a).	
_	Replacement drawing sheet(s) including the correcti	•	·	d).
11)[	The oath or declaration is objected to by the Ex	aminer. Note the attached Off	ce Action or form PTO-152.	
Priority u	ınder 35 U.S.C. § 119			
-	Acknowledgment is made of a claim for foreign  All b) Some * c) None of:  1. Certified copies of the priority documents  2. Certified copies of the priority documents  3. Copies of the certified copies of the prior application from the International Bureau	s have been received. s have been received in Applic ity documents have been rece	ation No	
* S	ee the attached detailed Office action for a list of	, , , , ,	ived.	
Attachmen	t(s)	_		
	e of References Cited (PTO-892)	4) Interview Summ		
3) 🔲 Inform	e of Draftsperson's Patent Drawing Review (PTO-948) nation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) r No(s)/Mail Date	Paper No(s)/Mai 5)  Notice of Informa 6)  Other:	Patent Application (PTO-152)	
•	<del></del>			

Art Unit: 2183

1. Claims 1-6, 8-13, 15, and 17-18 are presented for examination.

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 3. Claims 1-6, 8-13, 15, and 17-18 are rejected under 35 U.S.C. 102(b) as being clearly anticipated by Favor (WO 97/13194).
- 4. The rejection and arguments presented in the examiner's previous actions (Paper No. 5, mailed 12/16/02 and paper no. 8, mailed 11/5/03) continue and are hereby incorporated by reference. Applicant's arguments filed 2/5/04 have been fully considered but they are not persuasive.
- 5. Applicants have repeated their argument in relation to Favor that (a) Favor fails to teach "determining whether the at least one flag modification enable bit allows updating of at one least flag in response to executing the operational code" as found in independent claims 1 and 10. They have further argued in support of their oft-repeated argument (b) because Favor is directed to an entirely different problem, he has no need to make the determination; (c) because Favor teaches x86 instructions are converted by decode hardware to RISC instructions, he teaches away from the determination being made at execution time; and, (d) because Favor includes his flag modification enable bit in the field he terms the RegOp/opcode field, he does not teach an instruction containing data representing operational code and data representing at least one flag modification enable bit as is also found in claims 1 and 10. Applicants have also argued on behalf of claims 4 and 13 that (e) Favor does not teach "updating a flag register if the flag modification bit

Art Unit: 2183

is set to allow modification of a flag in the flag register," and on behalf of claim 5 that (f) Favor does not teach "evaluating the flag modification enable bit to preserve flag bit settings for variable length instructions that are emulated using the fixed native instructions," and on behalf of claims 9 and 18 that (g) Favor does not teach "emulating unconverted variable length x86 instructions."

6. As to 5(a), if applicant will reread the minimal material suggested by the examiner, he will see that Fig. 6A shows the RISC-type instruction format of Favor's invention for his instruction types listed from page 35, line 12 through page 36, line 16 and that each of these instructions contains "a single-bit set status field (SS) field 624 at bit location [9]" (page 35, lines 7-8). Also, on page 36 at lines 25-28, part of the suggested minimal reading, it states, "For Ops in which the set status (SS) field 624 is set to 1, indicating that this op does modify flags, the extension field (EXT) 614 specifies four status modification bits designating the groups of flags that are modified by the Op." Finally, on page 38 at lines 7-9, part of the suggested minimal reading, it states, "Decoupling of condition code handling from operation type, using the independent TYPE 612 and set status (SS) field 624, allows some operations to be defined which do not update the flags." Inherently, Favor's system must determine whether bit 624 is set when processing 612-type instructions and then will update at least one flag when the bit is set. Applicant seems to think because he has named his bit in his claims a "flag modification enabled bit" and not the set status (SS) field as Favor did that this somehow provides patentable distinction. It does not. A computer is a binary device. It does not care what applicant names his bit or what Favor names the bit. As with applicant's system, when the bit is set in Favor's system, the flag or flags will be updated, and when

Art Unit: 2183

the bit is not set, the flag or flags will not be updated. Also, the determination for the computer is whether the bit in the instruction, which permits modification of the flag or flag, is on or off. The same determination is being made in applicant's system as in Favor's no matter what words applicant chooses to describe it.

- 7. As to 5(b), Favor has instructions with a bit in them which determines whether a flag or flags will or will not be modified. Therefore, he makes the claimed determination whether or not his system solves other problems. (See paragraph 6, *supra*, for the details related to the determination.)
- 8. As to 5(c), the examiner made it clear in paragraph 6, *supra*, that Favor's flag modification bit (624) in his <u>fixed length native instructions</u> is evaluated to determine if flag bit settings will be preserved or modified. It is the native RISC-type instructions which are fed to the <u>execution stage</u> that are being evaluated. Applicant's argument related to decoding is specious and irrelevant.
- 9. As to 5(d), Favor's instruction does contain data representing operation code (Reg/OP) and data representing at least one flag modification enable bit (set status (SS) field 624). There is nothing in applicant's claim language which would require the fields to be entirely separate. Nor would such a claim be patentable. How one names fields and what one says one named field includes has nothing to do with how the computer's circuitry evaluates the bits of an instruction. Furthermore, were applicant to make such a claim modification and argue its uniqueness, there are many undergraduate textbooks on how one uses the bits of an instruction to signal the computer what is to be done. Such simple arrangements are merely design choices.
- 10. As to 5(e), see paragraph 6, supra.

Art Unit: 2183

- 11. As to 5(f), it is clear Favor is using his RISC-type instructions to emulate the behavior of the variable length x86 instructions (page 74, claim 1). Inherent in the proper emulation of the behavior of the x86 instructions is preservation of the proper status flag settings. Favor teaches a specific operation/instruction for modifying the status flags which provides for a bit to be used in determining whether or not to modify the status flag or flags (claim 3, page 74 which depends from claims 1 and 2 on page 74). Flavor is not flipping the set status bit-field of claim 3 on and off randomly. Inherently, it is being used to preserve the proper status flag values for the proper emulation of the x86 instructions as claimed by applicants.
- 12. As to 5(g), Favor does teach "emulating unconverted variable length x86 instructions" (page 8, lines 29-31).
- 13. THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).
- 14. A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.
- 15. Any inquiry concerning this communication should be directed to William M.

  Treat at telephone number 703 305 9699. The examiner works at home on Wednesdays

Art Unit: 2183

but may normally be reached on Wednesdays by leaving a voice message using his office phone number. The examiner also works a flexible schedule but may normally be reached in the afternoon and evening on three of the four remaining weekdays.

16. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Mont

WILLIÁM M. TREAT PRIMARY EXAMINER